## WHAT IS CLAIMED IS:

1	1. An amplifier circuit comprising:			
2	a cascode stage including a cascode transistor, the cascode transistor having a			
3	control terminal and first and second terminals, wherein the second terminal has an associated			
4	first voltage when the circuit is operating; and			
5	a first differential stage having a first input coupled to the first terminal of the			
6	cascode transistor and a second input coupled to a node having an associated voltage			
7	approximately equal to the first voltage on the second terminal of the cascode transistor when			
8	the circuit is operating,			
9	wherein a voltage difference between the first and second terminals of the			
10	cascode transistor is controlled by a voltage difference between the first input and second			
11	input of the first differential stage.			
1	2. The amplifier circuit of claim 1 wherein the second input of the first			
2	differential stage is coupled to the second terminal of the cascode transistor.			
_	differential stage is coupled to the second terminal of the easeode transistor.			
1	3. The amplifier circuit of claim 1 wherein the cascode stage further			
2	comprises a second transistor having a control terminal and first and second terminals,			
3	wherein the control terminal of the second transistor is coupled to the control terminal of the			
4	cascode transistor and the second terminal of the second transistor is coupled to the second			
5	input of the first differential stage.			
1	4. The amplifier circuit of claim 1 wherein the first differential stage has			
2	an offset voltage, the offset voltage being sufficient for biasing the first cascode transistor in			
3	the saturation region of operation.			
	and subtraction region of operation.			
1	5. The amplifier circuit of claim 4 wherein the first differential stage			
2	comprises first and second input transistors, the first and second input transistors having			
3	different characteristics so that the first differential stage generates an offset voltage.			
1	6. The amplifier circuit of claim 5 wherein the first differential stage			
2	comprises first and second input transistors having different width to length ratios, and in			
3	accordance therewith, the first differential stage generates the offset voltage.			
J	accordance morewith, the first differential stage generates the offset voltage.			

1	7. The amplifier circuit of claim 4 wherein the first differential stage		
2	comprises first and second input transistors, and wherein at least one of the first and second		
3	input transistors is coupled to a resistor so that the first differential stage generates an offset		
4	voltage.		
1	8. The amplifier circuit of claim 3 further comprising a second		
2	differential stage having a first input coupled to a first terminal of the second transistor, a		
3	second input coupled to the second terminal of the cascode transistor, and an output coupled		
4	to the cascode stage for controlling the current in the cascode transistor and second transistor.		
1	9. The amplifier circuit of claim 8 wherein the second differential stage		
2	includes an offset voltage to maintain the first terminal of the second transistor at an		
3	approximately fixed voltage above the second terminal of the cascode transistor.		
1	10. The amplifier circuit of claim 8 wherein the first differential stage has		
2	a first offset voltage and the second differential stage includes a second offset voltage,		
3	wherein the first and second offset voltages are approximately matched to bias the first		
4	cascode transistor and the second transistor on the edge of the saturation region of operation.		
1	11. The amplifier circuit of claim 1 wherein said amplifier comprises		
2	bipolar, MOS, or BiCMOS transistors.		
1	12. An amplifier circuit comprising:		
2	a cascode stage including first and second cascode transistors, the first and		
3	second cascode transistor having gates coupled to a first bias voltage; and		
4	a first differential stage having a first input coupled to a drain terminal of the		
5	first cascode transistor, and a second input coupled to a source terminal of the second cascode		
6	transistor;		
7	wherein the first differential stage includes a designed-in offset voltage.		
1	13. The amplifier circuit of claim 12 wherein the amplifier further		
2	comprises first and second input transistors having control terminals to receive an input		
3	voltage, and in accordance therewith, generate a differential current in the cascode stage.		

1	14. The amplifier circuit of claim 13 wherein the differential current is		
2	coupled to a source terminal of the first cascode transistor and the source terminal of the		
3	second cascode transistor.		
1	15. The amplifier circuit of claim 12 wherein the cascode stage is		
2	connected in a folded cascode configuration.		
1	16. The amplifier circuit of claim 12 wherein the offset voltage is greater		
2	than the voltage required to maintain the first cascode transistor in the saturation region of		
3	operation.		
1	17. The amplifier circuit of claim 12 wherein differential stage includes		
2	first and second input transistors that have different width to length ratios to produce the		
3	offset voltage.		
1	18. The amplifier circuit of claim 12 further comprising a second		
2	differential stage having a first input coupled to the drain terminal of the first cascode		
3	transistor, a second input coupled to the source terminal of the second cascode transistor, and		
4	an output.		
1	19. The amplifier circuit of claim 18 wherein the second differential stage		
2	includes a designed-in offset voltage.		
1	20. The amplifier circuit of claim 18 wherein the first differential stage and		
2	the second differential stage comprise opposite polarity devices.		
1	21. The amplifier circuit of claim 18 further comprising first and second		
2	level shift circuits coupled to first and second inputs of the second differential stage.		
1	22. The amplifier circuit of claim 18 further comprising a first output		
2	transistor having a control terminal coupled to an output of the first differential stage and a		
3	second output transistor having a control terminal coupled to the output of the second		
4	differential stage.		
1	23. An amplifier circuit comprising:		
2	a differential stage; and		

3	a voltage dependent load coupled to an output node of the differential stage,			
4	wherein a voltage on the output node changes from a first voltage to a second voltage more			
5	positive than the first voltage,			
6	wherein the gain of the differential stage increases as the voltage on the			
7	differential stage output node increases from the first voltage, reaches a maximum when the			
8	voltage on the differential output node is in a first voltage range between the first voltage and			
9	second voltage, and decreases as the voltage on the differential output node increases toward			
10	the second voltage.			
1	24. The amplifier circuit of claim 23 wherein the voltage dependent load			
2	comprises a common gate stage coupled to the output of the differential stage.			
1	25. The amplifier circuit of claim 24 wherein the differential stage			
2	comprises first and second input transistors.			
1	26. The amplifier circuit of claim 25 wherein the differential stage further			
2	comprises a current mirror.			
1	27. The amplifier circuit of claim 24 further comprising:			
2	a first output transistor having a control terminal coupled to an output of the			
3	common gate stage; and			
4	a second output transistor having a control terminal coupled to the output of			
5	the differential stage,			
6	wherein the first and second output transistors are opposite polarity device			
7	types.			
1	28. The amplifier circuit of claim 27 wherein the common gate stage			
2	comprises a NMOS transistor having a source coupled to the output of the differential stage, a			
3	drain coupled to a gate of the first output transistor, and a gate coupled to receive a bias			
4	voltage.			
1	29. The amplifier circuit of claim 27 wherein the first output transistor is a			
2	PMOS transistor and the second output transistor is an NMOS transistor.			
1	30. The amplifier circuit of claim 27 wherein the differential stage			
2	includes a first bias current, the current mirror comprises first and second transistors coupled			

- to receive the first bias current, and the common gate stage includes a second bias current, 3 wherein the first transistor is sized to receive a first portion of the first bias current, and the 4 second transistor is sized to receive a second portion of the first bias current in addition to the 5 6 second bias current of the common gate stage, and wherein the gain of the differential stage changes in accordance with the input impedance of the common gate stage and the output 7 impedance of at least one of the differential stage input transistors. 8 1 31. An amplifier circuit comprising: 2
  - a cascode stage including a cascode transistor, the cascode transistor having a control terminal and first and second terminals, wherein the second terminal has an associated first voltage when the circuit is operating;

3

4 5

6 7

8

9

10

1

2

- a first differential stage having a first input coupled to the first terminal of the cascode transistor, a second input coupled to a node having an associated voltage approximately equal to the first voltage on the second terminal of the cascode transistor when the circuit is operating, and an output;
- a common gate stage having an input coupled to the output of the first differential stage; and
- an output stage including first and second output transistors, wherein at least one of the first and second output transistors includes a control terminal coupled to the output of the first differential stage.
- 1 32. The amplifier circuit of claim 31 wherein the second input of the first differential stage is coupled to the second terminal of the cascode transistor.
- 1 33. The amplifier circuit of claim 31 wherein the cascode stage further
  2 comprises a second transistor having a control terminal and first and second terminals,
  3 wherein the control terminal of the second transistor is coupled to the control terminal of the
  4 cascode transistor and the second terminal of the second transistor is coupled to the second
  5 input of the first differential stage.
  - 34. The amplifier circuit of claim 31 wherein the cascode transistor comprises a PMOS or an NMOS transistor.
- 1 35. The amplifier circuit of claim 31 wherein first differential stage 2 includes an offset voltage sufficient for biasing the cascode transistor in the saturation region 3 of operation.

1	36.	The amplifier circuit of claim 35 wherein first differential stage			
2	includes first and second input transistors that have different width to length ratios to produ				
3	the offset voltage.				
1	37.	The amplifier circuit of claim 31 wherein the common gate stage			
2	comprises a transisto	r having a source coupled to the output of the first differential stage and			
3	a gate coupled to a bias voltage.				
1	38.	The amplifier circuit of claim 31 wherein a control terminal of the first			
2	output transistor is coupled to an output of the common gate stage and a control terminal of				
3	the second output transistor is coupled to the output of the first differential stage.				
1	39.	The amplifier circuit of claim 31 wherein the cascode stage is			
2	connected in a folded cascode configuration.				
1	40.	The amplifier circuit of claim 31 further comprising at least one feed			
2	forward circuit.				
1	41.	The amplifier circuit of claim 40 wherein the feed forward circuit is			
2	coupled between the cascode stage and the output of the first differential stage.				
1	42.	The amplifier circuit of claim 40 wherein the feed forward circuit is			
2	coupled between the cascode stage and an output of the common gate stage.				
1	43.	A current mirror comprising:			
2	a first	transistor having a current input terminal, a current output terminal, and			
3	a control terminal;	a control terminal;			
4	a second transistor having a current input terminal, a current output terminal,				
5	and a control terminal, wherein the current input terminal of the second transistor is coupled				
6	to the current output terminal of the first transistor;				
7	a third transistor having a current input terminal, a current output terminal, an				
8	a control terminal, wherein the control terminal of the third transistor is coupled to the control				
9	terminal of the first transistor;				
10	a four	th transistor having a current input terminal, a current output terminal,			
11	and a control terminal, wherein control terminal of the fourth transistor is coupled to the				

- 12 control terminal of the second transistor and the current input terminal of the fourth transistor 13 is coupled to the current output terminal of the third transistor; and
- 14 a differential amplifier having a first input coupled to the current input 15 terminal of the first transistor, a second input coupled to a node having an associated voltage 16 approximately equal to the voltage on the current output terminal of the third transistor, and 17 an output coupled to the control terminals of the second and fourth transistors.
- 1 44. The current mirror of claim 43 wherein the differential amplifier 2 includes an offset voltage for the biasing the first transistor on the edge of the saturation 3 region of operation.
- 1 45. The current mirror of claim 43 wherein the differential amplifier 2 comprises first and second differential input transistors.
- 1 46. The amplifier circuit of claim 45 wherein the first and second 2 differential input transistors are MOS transistors having different width to length ratios to 3 produce the offset voltage.
- 1 47. The current mirror of claim 45 wherein the first differential input 2 transistor is coupled to a resistor to produce the offset voltage.
  - 48. The current mirror of claim 43 wherein the second input of the differential amplifier is coupled to the current output terminal of the third transistor.

1

2

1

2

- 1 49. The current mirror of claim 43 further comprising a bias circuit 2 including a fifth transistor having a control terminal coupled to the control terminals of the 3 first and third transistors, wherein the second input of the differential amplifier is coupled to a 4 current output terminal of the fifth transistor.
- 50. The current mirror of claim 43 wherein the first, second, third, and fourth transistors are NMOS or PMOS transistors, and the current input terminals are drains, 3 the current output terminals are sources, and the control terminals are gates.
- 1 51. The current mirror of claim 43 wherein the first, second, third, and 2 fourth transistors are NPN or PNP transistors, and the current input terminals are collectors, 3 the current output terminals are emitters, and the control terminals are bases.